Emulation Verification Engineer

Imagine what you'll do at Apple! New insights have a way of becoming extraordinary products, services, and customer experiences very quickly. Bring passion and dedication to your job and there's no telling what we could accomplish. Dynamic, hard-working people and inspiring, innovative technologies are the norm here. The people who work here have reinvented entire industries with all Apple Hardware products. The same passion for innovation that goes into our products also applies to our practices strengthening our dedication to leave the world better than we found it.

At Apple, we're passionate about changing the world! We have a critical impact on getting high quality functional products to millions of customers quickly! We are looking for you to join our design verification team focusing on the creation, deployment, and support of sophisticated emulation environments. In this highly transparent role, you will be at the center of a chip design effort collaborating with Architecture, Design and SW teams!

Description

As a member of the Emulation verification team, we play a key role in using Emulation for verification of large SoCs. The overall work will involve porting the design onto the Palladium platform, followed by completing the detailed Emulation testplans.

- Collaborate closely with Architecture, Design, DV, Silicon Validation, Power and SW teams to bring up large SoCs on emulation platform

- Develop/apply synthesizable monitors/checkers, stimulus on emulation platform

- Prepare and complete the test plan and perform reviews with the multi-functional teams

- Perform low power testing on emulation platform

- Develop code for Design and verification that aids with emulation activities, using Verilog/System Verilog/UVM

- Develop random stimulus infrastructure by reusing existing UVM simulation constraints.

Preferred Qualifications

Understanding of the tool flow from RTL to Emulation is a huge plus

Good understanding of any Standard Emulator (Palladium, Veloce, Zebu) OR FPGA (Xilinx, Altera) flow

Proven design verification skills

Experience in writing Synthesize-able SystemVerilog/Verilog code and SystemVerilog assertions

Experience with System Verilog verification environments including C/C++ DPI, UVM

Experience with writing and debugging test FW

Experience on any Scripting (Perl/Python/TCL)

Excellent analytical and debug skills

Experience in UVM Acceleration is plus

Minimum Qualifications

Minimum of BS + 10 years relevant industry experience.

Pay & Benefits

At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $181,100 and $318,400, and your base pay will depend on your skills, qualifications, experience, and location.

Apple employees also have the opportunity to become an Apple shareholder through participation in Apple's discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple's Employee Stock Purchase Plan. You'll also receive benefits including: Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses - including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation. Learn more about Apple Benefits

Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.