A

ASIC Power Engineer

Apple ·Compton, CA · 3h ago
Engineering mid

Your CV won't get past the first 6 seconds with a recruiter unless it's tailored to this role.

TrickCV reads this job posting, rewrites your CV to match it, and drafts a recruiter-grade cover letter — both as PDFs, in seconds. Free to try, no credit card.

Try It Free CV + cover letter · ~30 seconds · No credit card

About this role

Would you like to join Apple's growing wireless silicon development team? Our wireless SOC organization is responsible for all aspects of wireless silicon development with a particular emphasis on highly energy-efficient / low-power design and new technologies that transform the user experience at the product level, all of which is driven by a world-class vertically integrated engineering teams.

Description

In this highly visible role, you will be at the center of low-power architecture, power modeling and correlation efforts with a critical impact on getting functional products to hundreds of millions of customers quickly. You will work on power modeling, analysis and correlation tasks for wireless communication SoCs.

Will you join us and do the best work of your life here?","responsibilities":"Define power-efficient SOC architecture and schemes, write power spec.

Estimate pre-silicon power, build wireless application and atomic power model with high accuracy.

Define and generate power vectors with Design and DV support.

Collect pre-silicon power data using power flow and tools.

Analyze and identify power reductions.

Support post-silicon power correlation.

Preferred Qualifications

Pre-silicon power estimation experience.

Pre-silicon Power modeling experience.

Actual low power design experience.

Wireless knowledge, including WIFI, BT and UWB.

ASIC PD, STA knowledge.

System architecture experience.

In depth knowledge of common SOC components, e.g. CPU, fabric, peripherals and PCIe.

Post-silicon functional debug and power correlation experience.

Minimum Qualifications

Minimum requirement of a bachelors degree

ASIC power knowledge.

Experience with Power tools, e.g. PTPX and Power Artist.

Understand ASIC logic design.

Knowledge of low power design and UPF.

Proficiency in scripting languages (Shell, Perl or Python).

Basic knowledge on common SOC components, e.g. CPU, fabric, peripherals and PCIe.

Strong problem solving and analytical skills.","internalDetails":null

Pay & Benefits

At Apple, base pay is one part of our total compensation package and is determined within a range. This provides the opportunity to progress as you grow and develop within a role. The base pay range for this role is between $120,300 and $210,100, and your base pay will depend on your skills, qualifications, experience, and location.

Apple employees also have the opportunity to become an Apple shareholder through participation in Apple's discretionary employee stock programs. Apple employees are eligible for discretionary restricted stock unit awards, and can purchase Apple stock at a discount if voluntarily participating in Apple's Employee Stock Purchase Plan. You'll also receive benefits including: Comprehensive medical and dental coverage, retirement benefits, a range of discounted products and free services, and for formal education related to advancing your career at Apple, reimbursement for certain educational expenses - including tuition. Additionally, this role might be eligible for discretionary bonuses or commission payments as well as relocation. Learn more about Apple Benefits

Note: Apple benefit, compensation and employee stock programs are subject to eligibility requirements and other terms of the applicable plan or program.

Sourced from themuse · Listing #3353 · View original
Wait — read this first

Recruiters spend 6 seconds on each CV.

Tailor your CV to ASIC Power Engineer at Apple in 30 seconds. Free. No credit card. We'll also draft your cover letter.

~30 sec
CV + cover letter
No card
Tailor my CV first — Free
or
Continue to Themuse with my generic CV

Themuse will redirect you to Apple's application page.